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1CHAPTER 1
INTRODUCTION
1.1. INTRODUCTION
Recent progress in silicon on insulator (SOl) technology h_ made it practical to
fabricate silicon devices on substrates other than single crystal silicon. In this thesis,
we explore the practicality of using SOI technology to enhance the performance of
bubble memories, a well established technology for high density memori_ Device
quality films formed by laser recrystallization"could be used to fabricate magnetic field
sensors on bubble chips. This is a particularly exciting application of silicon on garnet
technology since replacing the magnetoresistive detectors with silicon detectors would
increase the detector output signal withou_ affecting the access time. Placing more
silicon magnetic field sensors on the bubble chip would lower the memory access time;
the output signal for each detector need not be compromised in the process. In fact,
Fry and Hoey demonstrate that a single-crystal multi-drain field-effect
magnetotransistor ran have a sensitivity of 0.25V/Kgauss [I]. Lutes, Nussbaum, and
Aadland demonstrate that a single-crystal magnetodiode can have a sensitivity of
4.9 V/T [23.
The use of beam recrystallization techniques to fabricate semiconductor devices is
t
well established experimentally [3, 4, 5, 6]. Laff and Hutchins fabricated n.-p diodes
in laser recrystallized polysilicon supported by silica substrates [7]. Lee et a/.
41
fabricated thin film MOSFETs in laser recrystallized polysilicon supported by single
crystal sificon substrates coated with silicon nitride (Sign4) [4]. The work of Lee et
al. demonstrates that high-quality crystalline silicon films can be grown on amorphous
substrates: a bubble substrate coated with SiO2 (or a silicon wafer coated with SiO2 or
2: Si3N_) effectively acts as an amorphous substrate when one tries to grow a crystalline
film on it. The excellent results obtained for MOSFETs are encouraging since Fry's
magnetotransistor is fabricated using a MOSFET process. In principle then, one should
be able to build magnetotransistors,MOSFETs, and other devices on bubble substrates.
Beam recrystaUization is a thin film zone-melting process; it is very similar to the
float-zone crystal growth technique used to grow single crystal silicon. Basically, a heat
source is scanned across the surface of a fine grain polysilicon film. The area
illuminated by the source is melted, and as the source is scanned away, the molten
silicon freezes and hence "recrystallizes". Many workers use an argon ion laser as the
heat source. The laser recrystallization process minimizes the time that the bubble film
is at elevated temperatures. Although a 1/,m thick SiO2 film separates the polysilicon
layer from the bubble film, this insulating film does not thermally isolate the molten
silicon zone from the bubble film. Some heating of the bubble film therefore occurs.
The brevity of this heating minimizes the undesirable effects of substrate/bubble film
heating.
The justification for beam recrystallization is simple: recrystallized silicon films
have better electrical properties than do fine grain (~500_) polysilicon films. Films
with better electrical properties are desirable since better electronic devices can be
fabricated in them. A MOSFET with a higher transconductance(electron mobility) will
have a higher maximum frequency of operation; a MOSFET with a smaller [VTI
(absolute value of the threshold voltage) will be inherently more useful since smaller
D.C. voltages are required to properly bias the device. The electron mobility for laser
recrystallized silicon films is typically 170-450 cm2/V-S or better IS]; fine grain
polysilicon films usually have electron mobilities on the order of 10 cra2/V-sec [9].
Threshold voltages for MOSFETs fabricated in laser recrystallized silicon are generally
around a few volts (1V is common), while threshold voltages for MOSFETs fabricated
in fine grain poly-Si are on the order of tens of volts (3_Vis not at all uncommon).
The high threshold voltages for MOSFETs fabricated in fine grain polysilicon can
be understood by examining the prop_ties of polysilicon films. Polysilicon films are
known to contain a large number of deep defect levels within the forbidden gap
[i0, 9]; these defects act as ac_eptors or donors. Kamins shows that these defects
affect the threshold voltage both theoretically and experimentally [8]. The threshold
voltage is given by
3Qi Q_
vT= 'l'v,' - _ + 2_,
Ci Ci
- - (+)n-chatmel (+)n-.chamlel Eqn.(I-1)
- - (-)p-channel (-)p-channel
where 4'M, is the work function difference between the metal and semiconductor. Qi is
an effective positive charge which models the effects of oxide and surface state charge,
Qj is the depletion region charge, Ci is the sate oxide capacitance per unit area. and #f
is the surface potential required to bend the bands down W the intrinsic condition
[II]. Equation (1-1) can be used for both n and p-type channel devices; the
appropriate signs are indicated below this equation. Kamins demonstrates that donors
and acceptors at the grain boundary can increase or decrease Qd; this AQd affecLS VT
through the Qd/Ci tel"re.
A large density of defect states at the grain boundaries affects electron transport
between the polysilicon grains: the larger the barrier #s the lower .the electron flux,
and this in turn implies a lower electron mobility (assuming an n-channel enhancement
MOSFET). The potential barrier is given by
kT n
_ Eqn.(I-2)lqI ng
where q is the charge of an electron, k is BoIIzmann's constant, T is the absolute
temperature, n is the conduction electron density in the crystallite region, and n is the
€ g
conduction electron density at the grain boundary [12]. Equation I-2 is valid when
the semiconductoris being inverted. The ratio nc/n' is a function of appliedsate
voltage;it will decreasewith increasedgatevoltagewhenthe numberof defectstatesin
the grainboundaryregionsis muchsmallerthanthenumberof field-inducedelectrons.
At some value of sate voltage. _'B will decrease to an insignificant value; hence, the
potentialbarrieris no longerthe dominantfactoraffecting electrontransportbetween
grains. Lee presentsexperimentalevidencewhich showsthat this model accurately
describeslaserrecrystallizedpolysilicon;he alsoshowsthat the intercrystallinebarrier
g
_'Bis alwayssignificantfor fine grainpolysilicon.[8]
Although therehavebeenno reportsof activesemiconductordevicesfabricatedon
garnet..someauthorshave studiedthe effects of laser[13. 14. 15. 16, 17. 18. 19] and
l4
thermal[20,21,22,23,24,25,26,27] annealson garnetfilms.Schultzet a/.have
shown thatlaserannealinga bubblefilmran increaseitssaturationmagnetization
(4=M) by more than100%withoutchangingK dgnifi_tly[13].Similaresultswere
• U •
reportedby Herman et a/.[15]. Suraneta/. haveshown thatonlythe topmost
surfacelayerof a bubblefilmisconvertedto thenew valueof 4_M ff thelaser$ -
power isbelow a criticalvalue[14].The mechanismresponsiblefor producingthe
changein4=M involvesa redistributionof magneticand nonmagneticionsbetweenthe
octahedraland tetrahedrallatticesites[13,16]. Ando eta/. have givenvivid
experimentalevidencethatlaserannealingcanreduceK= tothepointthatthepreferred
orientationfor themagnetizationisno longerperpendicularto theplaneof thefilm
[19].Ando eta/ usedfilmswiththecomposition(YBi)3(FeGa)_O12,whileSchultzused
filmswithcompositionssuchasEuo6Y2.,Ga1._sFe_.z_O12.
Researchers[23,13,15,17,18]haveinvestigatedpartsof theprocessrequiredto
fabricateMOSFETs on bubblesubstrates.The forenamedinvestigatorswere not trying
to fabricateMOSFETs on bubble substrates:they were concernedwith more
fundamentalissues.For instance.I ,eCrawet at.[23]haveshown thatsiliconcan be
depositedon bubblefilmsand subsequentlyheatedto hightemperatures(,,,525°C).
withoutproducingirreversiblechangesin 4wM. Here we extendLeCrawswork by$
tryingm depositpolysiliconlayersat 625°C withoutchangingimportantmagnetic
propertiessuchas 4_.M, K, and L (characteristiclength).Schultz_ a/.[13]and
Herman eta/. [15] havestudiedhow laserannealingaffectsbubblefilms;Peteket
al.[163haveshown thatbubblefilmscan momentarilywithstandtemperaturesa high
as 1400°C.Here.we extendtheselaserannealingstudiestoincludebubblefilmscoated
withsilicondioxideand polysiliconlayers.Our laserannealingstudyincludesadditional
conventionalfurnaceannealstodeterminewhetheror notthelaserinducedchanges(in
4wM and £) canbe reversedtopreannealvalues.ResultsinChapter2 show thatgarnet
films can be sequentially exposed to all the temperature treatments necessary to
fabricate semiconducwr devices. Results in Chapter 3 show that MOSFETs of modest
quality can be fabricated on bubble substrates.
5CHAPTER 2
ANNEALING OF BUBBLE FILMS
In thischapter,we examinetheannealingbehaviorof magneticfilms.The first
sectionhighlightsimportantfactsaboutmagneticfilmsgrown on gadoliniumgallium
garnets.Measurementtechniquesare discussedin the followingsection.These
measurementtechniquesare used to determinethe magnetizationa d characteristic
length for bubble films used in this work. The third section gives evidence that
annealing ambients affect bubble film properties; moreover, in Section 2.4 we show that
bubble films of different compositions are not equally affected by the ambient in
which polysilicon is deposited. Following this. the high temperature stability of silicon-
on-garnet structures is investigated. The effects of laser and post-laser anneals are
studied in Sections 2.6 and 2.7. The results of this work are then used to point the way
toa realistics licon garnetdeviceprocess.
2.1. BACKGROUND
In useful magnetic bubble films, the magnetization 4=M tends to be oriented|
perpendicular to the plane of the bubble film. The preference for this orientation is
described by the uniaxial anisotropy parameter K. The magnetization will be
u
perpendicular to the plane of the film if Ku is greater than the demagnetization energy
• density 2wM_. Magnetostatic energy considerations determine the type of domain
structure that exists in the demagnetized state; Figure 2-I(A) shows the observed domain
" structure. Application of a magnetic field will cause domains parallel to it to grow in
size, while those anti-parallel to it will shrink (Fig. 2-1(B)). When the applied field
has increased sufficiently, the anti-parallel domains will become cylindrical (Fig. 2-I(C)).
These domains will exist over a range of bias fields, as dictated by the Thiele stability
criteria [28]. Domains are surrounded by a magnetic transition region, called a domain
wall, which has an associated width
a = ,(A/K.)'r2 Eqn.(2-1)
and energydensity
# = 4(AK ),r2. Eqn.(2-2)
w u
A is the exchange parameter. For the case of no applied field, the wall energy (integral
of the wall energy density # over the wall area) balances the magnetostatic energyW
when the thickness h of the bubble film is given by h=# /4#M 2. This ratio is aIt, $
significant dimension and is called the characteristic length, where
= # /(4r_M2). Eqn.(2-3)
W $
Combining Equations(2-2) and (2-3) gives
2{Y
K = M4Z:_ Eqn.(2-4)
u . A
In the general case, Equation (2-4) is off by at most a constant.
The magnetic properties of magnetic garnet bubble films are strongly related to
the crystal structuresof such films. Three different types of interstices are formed by
the host oxygen lattice. The garnet formula is given by
t
<RE> indicates a dodecahedral site, surrounded by B oxygens and occupied by a rare
M
earth ion. Common rare earth substitutions are Sin, Eu, Gd, Tb, Dy, Ho, Y, Er, Tin,
Yb, and Lu. It is the ionic ordering of two or more of these rare earths on the
dodecahedral sites in proportion to ion size differences which establishes the
perpendicular anisotropy in bubble films grown on gadolinium gallium garnets. [Fe]
NO f:XTERNAL
MAGNETIC FIELD
b
.SMALLEXTERNAL_
MAGNETIC FIELD
LARGEREXTERNAt
MAGNETIC FIELD
Figure 2-1: Magnetic bubble domains in thin films. After Bobeck and Scovil.
indicates an octahedral site surrounded by 6 oxygens and occupied by an iron. (Fe)
indicates a tctrahedral site surrounded by 4 oxygens and occupied by an iron. The ions i
on the <RE>, [Fe:], and (Fe) sites comprise three magnetic sublattices; the dodecahedral j
sublattice is parallel to the octahedral sublattice, and the octahedral sublattice is anti- ii
parallel to the tetrahedral lattice. The total magnetization (4vM) is the vector sum of !
these three sublattice magnetizations. I
It is possible to vary the magnitude of 4vM, and hence the bubble diameter, by
diluting the octahedral or tetrahedral sublattice with a nonmagnetic impurity. Gallium
is one such nonmagnetic dilutant. When Cfa3. is substituted for Fe3., _ 90% goes on
the tetrahedral sites and ,,,10% goes on the octahedral sites. The actual site distribution
is temperature dependent. To describe this temperature dependency, it is convenient to
rewrite the garnet compositional formula with reference to the octahedral and
tetrahedralsites:
RE_>[Fe2. Ga ](Fe3. Gay)O_2. Eqn. (2-6)
where x and y are the number of Ga atoms per formula unit on the [ ] and ( ) sites,
respectively. The temperature dependence of the _ distribution is then given by the
Borghese thermodynamic equilibrium expression [29, 13]
= e.xp , Eqn. (2-7)
x(3-y)
where k is the Boltnnann constant, T is the absolute temperature, and E is an energy
s
which describes the preference of Ga atoms for the tetrahedral si_ Consequently,
4_M can be adjusted by thermal annealing: the bubble film is annealed at a|
temperatureT until a well defined equilibrium distribution of (3a is achieved, then the
bubble film is cooled to room Wmperatureto quench in the equilibrium distribution.
92.2. MAGNETIC MEASUREMENTS
Details of the magnetic measurements used to determine 4,rM and I are given in
Appendix A for the interested reader. At this point, it will be sufficient to state that
the 4vM and _ data were calculated from measurements of the stripe domain width.$
(0.5 Po), the bubble collapse field, (Ho), and the bubble film thickness (h) [30]. The
thickness of the bubble film was measured using an optical interference technique.
2.3. AMBIENT EFFECTS
2.3.1. Changes In 4 7rM$
The first furnace anneals were designed to provide data on how annealing ambient_
affect bubble films. Nitrogen anneals were conducted with samples having the structure
shown in Fig. 2-2(A); oxygen anneals were conducted with samples having the structure
shown in Fig. 2-2(B). The results for film A [(Smo._Gdo._Tm!.22Yo.9)
(Fe4.6tOao.2sAlo.J4)O_23are shown in Fig. 2-3. All anneals were 30 minutes in duration
and were conducted in a noncumulative fashion; that is, each sample was used for only
one anneal. Anneals in nitrogen produced major changes in the saturation magnetization
(4nM) for temperatures near ll00°C. Nitrogen anneals at 1230°C proved to be very
harmful to the bubble film; after the anneal, it was not possible to measure 4r_M for|
the film. Oxygen anneals in the same 1100--1230°Crange were not nearly as damaging.
2.3.2. K Data
l.t
Table 2-1 lists the values of (4,rM)4L2 before and after annealing. This table was
constructed using the data in Fig. 2-3 and the corresponding characteristic length data,
which is not included in this thesis. The columns labeled A(4nM )4L2 show how the$
uniaxial anisotropy changes since
K u _ (4nM)4£-" Eqn. (2-8)
in the general case. Data in this table show that K decreases significantly if the
tt
bubble film is annealed at very high temperatures. K decreases by a factor of three
u
when the bubble film is annealed in nitrogen at 1127°C and K decreases by a factor
u
10
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Figure 2-2: Cross sections of samples used for bubble film annealing experiments.
of two when the bubble film is annealed in oxygen at 1254°C.The overall trend is that
K= decreases, even though there is substantial scatter in the data. It is the author's
opinion that. scatter in the K data is an artifact of the measurement techniques usedU
to determine 4vM and L (see Section 2.8 for more details).
2.4. POLYSILICON DEPOSITION
Low pressure chemical vapor deposition (LPCVD) is usedto deposit the polysilicon
layer shown in Fig. 2-2(C) since this technique produces the highest quality films.
However, LPCVD is a high temperature process, and, for this reason, an annealing
experiment was conducted. The experiment dealt with two films, film A and film B o
[(Smo.3Gdo.4Tmo.7_Yi.s_)(Fe4.6Gao.4)O12].Basically, the experiment involved depositing
0.75/_m of polysilicon on the substrate shown in Fig. 2-2(B). The saturation
magnetization and characteristic length for each film was measured before and after the
polysilicon deposition. The results for film A are_ before the polysilicon deposition
4=rMf633gauss and L=0.1737pm; after the polysilicon deposition 4=rM=547gauss and
£=0.1961pm. The results for film B are: before the polysilicon deposition 4vM =687gaussS
11
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Figure 2-3: 4wM after annealing at T °C for 30 rain. in nitrogen or
oxygen. Dotted lines show the interval in which preanneal
4_M measurements fell.
and L=0.113pm; after the polysilicon deposition 4wM=691gauss and L=0.1269pm. It is
apparent that the polysilicon deposition does not equally affect films A and B. with
film A experiencing the larger change in 4_M.
2.5. HIGH TEMPERATURE STABILITY
MOSFET gate oxides are usually grown above 800°C; consequently, the chemical
_t
stability of the silicon on garnet material system is important at high temperatures(700-
• 1200°C). Interesting results are obtained when the structure shown in Fig. 2-2(C) is
annealed. Oxygen anneals at ll00°C initiate the growth of large irregularly shaped
crystalline deposits on film A: they consist of a labyrinth of iron-rich hexagonaUy-
symmetric spike-like protrusions, like those shown in Fig. 2--4. Fig. 2-5 shows the
results of energy-dispersive X-ray analysis for a typical crystalline deposit. The
12
02 Anneals of Film A
(4_s)4t 2 (4_Ms) t 2 _(4_s)4 t 2
Temp°C Before • After
109 I09 , 109
700 4.0 4.4 +0.4
800 5.0 4.1 ,10.9
900 4.1 3.9 40.2
1000 5.1 4.1 €1.0
1100 4.8 3.4 €1.4
1127 3.9 4.4 €0.5
1234 4.2 2.1 €2.2
N2 Anneals of FilmA
(4_ls)4Z2 (4_Ms)4 £2 A(4_Ms)4Z2Temp% Before After
109 109 109
628 5.0 4.5 ;0.5
833 2.8 4.1 *1.3
1034 4.0 3.1 €0.9
1127 3.7 1.2 €2.5.
1230 2.8 - -
Table 211: (4_M)4l = VS. llulneaJing t.,CtTtp_ratuTefor oxygen and nitrogen
ambient,s.
energy-dispersive X-ray spectrometer used to take the spectrum was an attachment to
the SEM used to take the microga'aph shown in Fir,. 2-4; the SEM was operated at an
accelerating voltage of 25 KeV. Figure 2--6 shows a spectrum taken on the silicon film J
adjacent to the large deposit. From these two X-ray spectnams it is clear that the
deposits are indeed iron rich. The crystalline deposits are absent if the oxygen anneal
is conducted below 1000°C furthermore, thedifferenc¢ between the pro- and post-
anneal 4,rM values is quite small (less than ~25$auss).$
13
Figure 2-4: Iron rich crystalline deposits on film A after a 30 rain. oxygen
anneal at 11000C.
2.6. LASER ANNEALS
An argon laser, operating with all visible lines, is used to recrystallize the 0.75pro
polysilicon layer shown in Fig. 2-2(C). The light beam is focused to a 30/_m spot size,
and thls beam is scanned in a raster pattern at a speed of 5era/see, with a line to line
separation of 15/_m. The substrate is kept at 400"C during the recrystallization (laser
anneal). With this setup, the power required to re,crystallize the polysilicon film -
without melting the bubble film - is generally 0.7-0.1W. For this power, the typical
silicon grain size is 5x20_um.
The 0.7+0.IW laser anneals were found to affect bubble film B. Before the laser
annealing 4_rM was 695 gauss and after the laser annealing 4_rM was 774 gauss. Thes s
characteristic length was 0.1118/_m before the laser annealing and was 0.0924_m after
the laser anneal. These data are summarized in Table 2-2. Figure 2-7 shows that the
bubble collapse field increased significantly in the laser annealed area (LA stands for
laser annealed, and NLA stands for not laser annealed). In addition, it was found that
the domains in the bubble films exhibited some preference to align parallel to the scan
direction of the laser beam after the laser anneal.
14
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Figure 2-5: Energy-dispersive X-ray _ctrum of the crystalline deposit
shown in Fig. 2-4.
2.7. POST-LASER ANNEALS
; The recovery of laser induced changes in 4_M is investigated in the last
•experiment. Laser anflealed samples of film B. with the structure shown in Fig. 2-2(C)
were annealed in oxygen at a temperature of 850eC for times between 5 and 40
minutes. Figure 2-8 shows that post-laser anneals between 5 and 40 minutes in length
at _50_C restore the magnetization to nearly its u--grown value. The dashed lines in
this figure indicate the range of measured 4vM values in the areas which were not
laser annealed. Actually. a 5 min. post-laser anneal is all that is necessary to insure
that 4_rM in the laser annealed areas matches 4=M in the non-laser annealed areas.
$ |
However. the tendency of 4=M• to remain near the $ rain. post-laser anneal value is
very important to the success of silicon on garnet technology. This Vability of 4,rM$
for longer annealing times allows the gate oxide thickness for MOSFETs on garnet
m1_tmtesto vary between ~IO0 and ~2000 X. Thesevalues are calculated from
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Figure 2-6: Energy-dispersive X-ray spectrum of an area adjacent to the
crystalline deposit shown in Fig. 2--4.
log to_= 0.861"/Y.og. 1.4265, 5 rain. < t < 150 rain. Eqn. (2-9)
where to_ is the thickness of the gate SiO2 in angstroms and t is the time in minutes
of the 850°C steam oxidation. Note that we determined this oxidation characteristic
experimentally:, the oxidation process is considered in a number of integrated circuit
. engineeringtextssuchas the one by Hamilton and Howard[31].
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(4,Ms)4
4_Ms £ •i09
Laser AnnealedAreas
774 • 17 0.0924 ± 0.0049 3.1 ± 0.6(5 samples)
AreasHot Laser
Annealed 674 ± 20 0.1219 ± 0.0068 3.1 ± 0.7
(5 samples)
As Grown 695 _ 22 0.11181 0.0{)97 2.9(1 sample)
Table2-_ 4=M. £ and (4_M,)'__ forasgrownand laserannealedma_al.
The data for "areas not laser annealed"correspondto the NLA areas
shown in Fig. 2-7. The data for the "laserannealed areas" correspond
to the LA areasshownin Fig.2-7.
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Figure 2-7: Top photograph shows the surface view of the structure shown
in Fig. 2-2(C) after recrystallization; the sample was capped with
l_m of sputtered oxide during re.crystallization. LA indicates
that the region was laser annealed and NLA indicates that the
region of interest was not laser annealed. Bottom photograph
shows the transition between LA and NLA areas with a 300 oe
perpendicular bias field applied.
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Figure 2-8: 4_M after post-laser annealing in oxygen at 850=C for the
indicated times. LA and NLA indicate that the data is for the
areas shown in Fi& 2-7. The dot'ted lines indicate the interval
in which NLA 4Trlq measurements fell.
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2.8. DISCUSSION
b
Figure 2-3 shows that changes in 4wM are a strong function of the ambient used
during the anneal; changes occur at a much lower temperature during nitrogen anneals
than during oxygen anneals. A mechanism that explains these changes is now discussed.
During a nitrogen or oxygen anneal, a transfer of Ga. A1. and Fe takes place between
the tetrahedral and the octahedral lattice sites, and it is this transfer which produces
the observed change in 4wM, [25, 20]. We suggest that oxygen can escape from the
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bubble film when it is annealed in a nitrogen ambient. The oxygen vacancies or the
resultant Fe2. ions formed during the nitrogen anneal accelerate the cation transfer with
respect to an identical oxygen anneal [23]. A faster cation transfer rate in turn
implies a larger A4_rM for any given anneal.$
t
The observed behavior of K. which may be obtained from Table 2-1 and
Eqn. (2-4). indicates that there is a reordering of the ions on the garnet dodecahedral
sites. The reordering becomes significant for nitrogen anneals above ~1127°C and for
oxygen anneals above ~1234°C. The degree of reordering is difficult to ascertain since
the A(4nM)4l -" values should not be both positive and negative. We attribute the large
standard deviation, as well as the + and - A(4trM)412 values, to the difficulty in$
measuring 4nM and l for the same film before and after the anneal. The samples
used had bubble films on both the top and bottom surfaces of the substrate, and no
special effort was made to differentiate them. Hence. it could happen that the
+A(4r_M)4l-" values result as a consequence of making measurements on the top film
before the anneal and making measurements on the bottom film after the anneal or
vice versa. The error in Po/h that results from this is compounded by the fact that a
small uncertainty in P/h transforms into a much larger uncertainty in H/4,rM (see
O o $
Fig. 2-9 and note typical values for P/h are ~ 2.2 for film A).
o
A cation transfer mechanism can also be used to explain why the polysilicon
deposition does not equally affect films A and B. We suggest that the larger a4nM $
value for film A results because less energy is required to transfer the A1 ion, which is
smaller than the Ga ion, between the tetrahedral and octahedral lattice sites. Probably
this anneal has a greater effect than nitrogen anneals at the same temperature because
hydrogen liberated during the polysilicon deposition acts as a reducing agent. The
accelerated cation transfer rate suggested in [233 is also plausible here since the
conditions used to deposit the polysilicon (T-'898°K and t _ 60 rain.) insure that the
diffusion length
" L = (Dr)tr2 £qn. (2-10)
for oxygen vacancies is a significant fraction of the bubble film thickness (h=l.3 /_m
typically). To see this, use Metselaar and Larsen's expression
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Figure 2-9:. Bubble collapse field, H, divided by 4_'M vs. sL_ip domainperiod, " sPo' at H=0 dlvic_ed by thickness, h. After Fowlis and
Cope]and.
D = 8400 exp ("Q) cm2s", Eqn. (2-11)kT
with Q= 2.9 -,- 0.! eV, k = 8.6174 x 10"5eV/°K, and T = 898°K [32].
e
At present, the chemistry behind the formation of the crystalline deposits shown in
Fig. 2-4 is not well understood. A tentative explanation is that oxide pinholes place
the silicon layer in contact with the bubble film, and at 1100°C this contact allows the
bubble film W react with the silicon layer. The large difference in X-ray intensities for
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the Fe Ka line of the on-and off-erystallite spectra (see Figs. 2-5 and 2--6) indicates
that the X-ray probe is not merely looking at the GGG substrate or bubble film. The
fact that these spike-like crystalline protrusions do not appear uniformly over the
sample's surface indicates that random defects exist in the undensified sputtered SiO2
layer. Rasky et a/. show that oxide pinholes in laterally seeded silicon-on-insulator
• films act as nucleation sites for macroscopic defects [33]. In addition, long annealing
times at high temperatures have been shown by one author to produce large prism
shaped crystallites on bubble films [24].
The laser induced behavior of 4wM, Ku and _ can be explained by applying the
ion redistribution mechanisms reported in the literathre [16, 13]. The 4=M and l|
values measured before and after the laser annealing imply that Ku does not change as
a result of the laser recrystallization process since K =t2M4. The independence of K
U • u
implies that redistribution of the dodecahedral rare earths is not significant. Hence, a
change in 4wM• only involves a redistribution of Ga3. and FeJ. between the tetrahedral
[d] and octahedral [a] lattice sites, with the relative change, [A4wM/4=M 1'=1"'_',nnc,I],
being smaller for a bubble film with a lower gallium content [25].
Laser recrystallization of the poly-Si layer causes randomization of Ga3. and Fe3.
ions between the [a] and [d] sites. The randomized distribution of Ga3" and Fe3. is
quenched in due to the short dwell time of the scanning laser beam. The quenched
Ga3. distribution is very stable at room temperature; however, the laser induced
quenched state is only metastable with respect to site preference energy considerations.
These considerations dictate the preferred Ga3. sublattice sites to be the tetrahedral
interstices.
Results presented in Section 2.7, as well as results of other researchers [133,
indicate that the metastability can be removed by a conventional furnace anneal (i.e.
post-laser anneal) if the anneal is done near the bubble film's growth temperature.
The optimal post-laser anneal temperature for film B is 8.50°C (this film is grown at
. 833bC). The length of this post-laser, anneal is at least five orders of magnitude
longer than a typical laser anneal; consequently, the Ga3. ions have enough time during
• the post-laser anneal to assume a distribution (between [a] and [d] sites) based on site
preference energy considerations. The redistribution process is thermally driven and
each post-laser annealing temperature will produce a different distribution of Oa3.
between the [a] and [d] sites. Tl_eory indicates that the post-laser anneal Ga3.
distribution can be identical with the as grown C.a3. distribution [25, M]. However,
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there are limits to the reversibility; K= actually decr_ if inappropriate post-laser
annealing conditions are chosen. The consequence of this is that high temperature
semiconductor processing steps must be reduced to the minimum number necessary.
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Figure 2=10:. Abridged silicon-on-garnet process flow.
A process to fabricate silicon devices on bubble substrates has grown out of the
annealing data presented in Sections 2.3 to 2.7. It requires only one high temperature
step after laser recrystallization. The process is outlined in Fig. 2-10 and requires the
following steps: (1) deposition of a Ipm thick sputtered SiO2 spacer layer, (2) low
pressure chemical vapor deposition of a 0.75pro thick Small_in polysilicon layer, (3)
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laser recrystaUization of the polysilicon layer, and (4) a S-40 rain. oxygen post-laser
anneal. MOSFETs can be fabricated in this process if: the p-channel implant is
performed immediately after step (2), the source/drain implant is performed
immediately after step (3), and the gate oxide is grown during step (4). In the end, the
bubble film properties, 4vM and _, are nearly identical to those of virgin material if
the process temperatures are properly selected.
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CHAPTER 3
SEMICONDUCTOR DEVICES
In this chapter, we examine the structural and electrical characteristics of laser
recrystallized silicon--on-garnet films. Section 3-1 introduces the characterization
techniques used throughout this work; it explains why the techniques were chosen and
what information can be extracted by using them. Device fabrication processes and
structures are introduced in Section 3.2. Section 3.3 deals with the surface morphology
of recrystallized silicon films. This is imporiant since structural characteristics strongly
influence the electrical parameters of silicon devices. The effects of antireflective
recrystallization caps are briefly discussed in Section 3.4. A theory which explains the
types of anomalous behavior exhibited .by our MOSFETs B developed in Section 3.5.
The following section then shows that our metal--semiconductor contacts are non-ohmic.
Section 3-7 compares the quality of spacer layers; the spacer layers are either sputtered
SiO= or thermally grown SiO=. Finally, Section 3-8 characterizes MOSFETs built on
magnetic bubble substrates; a discussion of particularly important results is subsequently
giveninSection3-9.
3.1. CHARACTERIZATION THEORY
MOSFETs were chosen as the primary test vehicle for silicon on garnet technology
since MOSFET parameters - such as p, V.r, ID"'_, I__'k - provide a wealth of
information concerning .the overall quality of laser re,crystallized films. The mobility of
majoritycarriers,p° (foran n-channelFET). and thethresholdvoltage.Vr,reveal
informationaboutthestructureof thesiliconfilm. For instance,a low VT and high
/_,axe:indicativeof largegrain(5x 20 pm) device-qualitysiliconfilms.Incontrast,a
highVx and low /_ areindicativeof smallgrain(~500l_.)polysiliconfilms;these
films,in general,exhibitmuch poorerdevicecharacteristicshando singlecrystal(or
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large grain) silicon films. The drain to source current at Vos < VT. I_'_, can indicate
that there are a number of anomalies associated with the device. If the channel length
is on the order of 5 pm or less, I_uk may indicate the extent of drain to source
pipelining; that is. the formation of n-type conducting filaments in the channel between
the source and drain. Drain to source pipelines typically correspond to grain
boundarieswhichconnectthesourceand drain.ThisiseasilyundersUxxisincegrain
boundariesarea highlydisorderedstateof thecrystallinelatticeand thisdisordercan
leadto enhancedimpuritydiffusionrates.Phosphorusisknown to diffuse~ 10-50
timesfasteralonggrainboundariesthanitdoesinsinglecrystalSi[35]. Itisalso
possiblethata conductanceexistsinparallelwiththeSateinducedchannel;thisparallel
conductancewould thenprovidean additionalcurrentpathbetweenthesourceand
drain different from the drain to source pipelines. The Sam++leakage current at VDS=
0 V, I_YLindicatesthe integrity of the sate oxide. A leaky sate, one with a large sate
(l'-kleakage current --o > 20 pA). might indicate the presence of trap levels within the
oxide bandgap. These trap levels will allow carriers (electrons) to runnel from
semiconductor to oxide and from oxide to metal, thereby causing a gate current.
The transfer characteristic of a MOSFET provides a convenient way to determine
_, mad Vt. The transfer curve is de.._ribed by
iv= ( PD C W ) (Vos_VT)2 for [VDsl) IVos-VTI, Eqn.(3-I)2L
whereWIL isthewidthtolengthratiof theMOSFET's channel,and C x = Es,o/fox
isthecapacitancep runitareaof theoxidelayer.NotethataccordingtoEqn._3-1)
.Iv remainsconstantfor IVasl > IVcs-Vzl. TakingIa to be a constantin the
saturationregion(_VvsI > _Vos-VTI) istypicallya goodapproximation.Equation(3-
1)canbe rewrittenas
,,,,_( w ),o(Vo-V,).
-v 2 L
_ In thisthesis,Hence.themobility(pn) can be foundfrom theslopeof ID VS. VGs.
I12 ....
allfieldeffectmobilitiesare determinedfrom ID vs.Vos plotstakenat VD$--5V. ,-:_
Typicallytheslopeisdeterminedfromthelineof bestfittothetransfercharacteristic
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and the threshold voltage (VT) H taken as the intercept of this line with the Vos axh.
In practice, some drain to source leakage current ex_Ls and. tt2-_ID m Eqn. (3-2) should be
replaced by (ID-I_"k)Ir2 SO that all devices might be compared at the same value of
induced carrier concentration and at approximately the same value of surface potential.
Kamins used a similar modification in his paper to correct for the effect of parasitic
parallel conductances in his MOSFETs [36].
Two alternative measurements can be made which also give /, and VT. The first
one is suggested by
8v(Sat) W
gin(sat) - - p. C (Vcs-Vz) F_n. (3-3)
8V G L
where gin(sat) is the transconductance in the saturation region.. The second one is
suggested by
_I D W
g(linear region) = - /_. C (Vos-VT) Eqn. (3-4)
_V v L
where g(linear region) is the conductance of the channel in the linear region: it is
simply the slope of the Iv vs. VD curve near the origin. In fact, Muller and
Kamins [37] show that this is the preferred method to find p. due to the inaccuracy
of the model used to derive FAn. (3-1).
3.2. DEVICE PROCESSES AND STRUCTURES
The process that we used to fabricate MOSFETs on bubble substrates (GC_
wafers with a magnetic epitaxial layer) differed significantly from the processes typically
used to fabricate MOSFETs on more conventional substrates. For this reason, we shall
now describe our silicon-on--garnet process in some detail. Four variations of the
process are outlined in Fig. 3-1. All of the devices di_ussed in this chapter are
fabricated on silicon or magnetic bubble substrates (Fig. 3-1(A)). The devices are
separated from the substrate by a 1 pm thick spacer layer (Fig. 3-1(B)); this spacer
layer is either thermally grown or sputtered SiO2. A 0.75 #m polysilicon layer is
deposited on the SiO: spacer by low pressure chemical vapor deposition (12CVD).
Figure 3-I(C) shows the cross sections after this step. Antireflective SiO2 layers are
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next grown or deposited on the structures (Fig. 3-1(D)). The 1/4 ), capping layer is
thermally grown from the polysilicon film and the 3), caps are sputter deposited.
Following the capping process, the polysilicon layers are recrystallized using an argon
ion laser (Fig. 3-I(E)). The capping layers are removed after laser recrystallization by
etching in buffered I-IFacid. Next, a SiO2 masking layer is grown and the locations of
device islands are defined photolithographically (Fig. 3-1(F)). The SiO2 not covered bym
photoresist is etched off in buffered HF (Fig. 3-1(G)). Following the mask oxide etch,
the photoresist is removed in acetone: the resulting structure is shown in Fig. 3-1(H).
Islands of recrystallized silicon, 25 _m x 100 _m in size, are formed by etching the
exposed silicon in a solution of HNOs, I-IF, and H20 (Fig. 3-1(I)). Subsequently, the
masking oxide is removed and a new SiO2 layer is grown; this oxide layer protects the
Si islands during the forthcoming ion implants. Boron, a p-type impurity in Si, is
added to the silicon islands via ion implantation (Fig. 3-1(J)). Phosphorus, an n-type
impurity in Si, is next added to the silicon islands via ion implantation; the p--type
channel is protected from the n . implant by the masking photoresist (Fig. 3-1(K)).
Next, .the photoresist and implant oxide are removed; a high quality gate oxide is then
grown in a steam ambient. Contact windows are defined using photolithography and are
opened to the n . Si regions during a I-IF etch. Aluminum is then deposited via
evaporation (Fig. 3-1(L)), and patterned photolithographically into source, gate and drain
electrodes (Fig. 3-1(M)), thus completing the fabrication process.
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Successful demonstration of a new device technology, like silicon--on--garnet, is
often a complex and difficult task. The process variations outlined in Fig. 3-1 and
discussed in the last paragraph are necessary to isolate l_otential process problems. The
thermal/sputtered Si.O2 spacer variation (Fig. 3-1(D), substrate types B and C) allows
one to judge the suitabilityof sputteredSIC):spacerlayerswithouthavingto untangle
the effects of other process steps. The thermal/sputtered SIC): capping layer variation
(Fig. 3-1(D), substrate types A and B) allows one to determine how rapping layers
affect the structural and electrical properties of MOSFETs without having to consider
the effects of other process steps. Likewise, one can fairly compare MOSFETs
fabricated on bubble substrates to those fabrirated on silicon substrates by comparing
the devices fabricated on substrate types C and D (Fig. 3-1(D)). $ubstrate type-E was
used to a limited extent in the capping layer study and is included in Fig. 3-1(D) for
the sake of completeness.
3.3. SURFACE MORPHOLOGY OF RECRYSTALLIZED Si FILMS
Sampleshavingthe structureshownin Fig. 3-1(D) werepreparedin the manner
describedin Section3.2. The polysiliconlayerswerenext laserrecrystallized.Capping
layerswereremovedand theflatness of each recrystallizedsilicon film was measured
usinga Dektaksurfat,e-profile measuringsystem.
It was found that the flatness of the recrystallized film strongly depends on the
capping layer used during the recrystallization. Films recrystallizedwith thermally
grown 1/4 ), SiO2 caps have surface roughness values on the order of +0.35 /_m:
surprisingly the filmsarestill continuous.Figure3-2(C)showsthe ripplelike texture
of such a film; Figure 3-2(D) shows the characteristic dewettingassociated with thermal
SiO2 at higher laser powers. Very fiat recrystaUizedfilms are obtained if the
polysilicon layer is capped, as in Figure 3-1(D) (substrate types B, C and D), with a 1
`am thick sputteredsiOz during the recrystallization.Surfaceroughnessis usually+
0.01 ,am,althoughvaluesof + 0.02 /,m are occasionallyobtainedif the top oxidelayer ,
is absent (Figure 3-1(D). _bstrate type--E). Figure 3-2(B) shows one such film.
Figure 3--2(A) shows only minor features in the sample recrystallized with a 1 /_m
sputtered oxide rap:. the flatness of this film is truly exceptional. The sample shown in
Fig. 3--2(A) was secco etched to delineate grain boundaries; the result is shown in
Figure 3-3 and it indicates that rather large grain silicon films can result after laser
recrystallization. Grain sizes of 5 x 20 pm are typical.
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Figure 3-3: Sample of Fig. 3-2(A) after being secco etched.
Films recrystallized on sputtered SiO2 spacer layers were found to have unwanted
features. Figure 3-4 shows a SEM micrograph of a contact window with its aluminum
interconnect removed; note the pitting of the recrystallized silicon film. The pitting
occurs inside the window (the exposed silicon) and outside of the window (thermal SiO2
on silicon); this indicates that the composite 415°C/450°C aluminum sinter which
preceded this micrograph did not produce the pitting. If it had, the pitting should
have been restricted to only the exposed silicon window. Figure 3-5 shows a low
magnification view of the device shown in Figure 3-4 with the aluminum interconnect
still in place.
3.4. CAPPING EFFECTS
In Section 3.3 it was stated that capping layers affect the flatness of recrystallized
. films; the effects of capping layers on electronic devices, such as MOSFETs, resistors,
etc., is equally important. For this reason, we fabricated MOSFETs on substrate types
• A and B (Fig. 3-1(D)) using the process described in Section 3.2. Table 3-1
summarizes the important electrical properties of MOSFETs fabricated in material
o
recrystaUized with 1 /_m sputtered oxide caps and 835 A thermal oxide caps. I_='k was
leak
measuredat Vos < V_ and VoDs=5V; Io was measuredat Vos=3V and VDS=0V The
gate oxide was grown at 900 C usingsteam, the channel length to.width ratio (L/W)
i
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Figure 3-4: SEM micrograph of a contact window with aluminum interconnect
removed (wafer D31).
Figure 3-5: SEM micrograph of a silicon on garnet MOSFET (wafer 192)
for these devices was one (L=25/Jm), and the devices were sintered in nitrogen atO
415 C. Additional process details are given in Appendix K2. The data in Table 3-1
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clearly show that a sputtered oxide cap is just as good as a dry thermal oxide cap.
Apparently. the sputtered oxide does not contaminate the silicon film during laser
recrystallization. This is an important, but surprising, result since the sputtered SiO 2
cannot be as pure as thermally grown SiO2.
Sputtered Oxtde Cap Thermal Oxtde Cap
Wafer ID • I)4 Wafer ID • D10
cm2
Un= v-_ 306± 36 278± 29
VT. Volts -1.24 ± 0.19 -1.14 ± 0.44
fog I_eak -5.92 ± 0.46 -5.96 ± 0.49
[zo3 - A
£og I_ eak -10.97 ± 0.30 -10.78 ± 0.10
[I 6] - A
Table 3-1: The effects of capping layers on MOSFET device parameters
(wafers D4 and DI0). I_"_ was measured at V < VT and
V s=5 V; Il"k was mcasur_ at V_.ffi3V and Vvs=-0c_.D G .
To determine how pitting of the recrystallized Si layer affects device
characteristics, we fabricated MOSFETs on substrate type--C (Fig. 3-1(D)) using the
process described in Section 3.2. It was found that the surface morphology of the
recrystallized silicon layer plays a role in determining P. and VT. Table 3-2 lists /,
. and VT for wafers D29 and D30; D29 has only a minor amountof surface pitting while
D30 is severely pitted. Note that the threshold voltage for D30 is two times greater
• than the threshold voltage for D29. Also note that the electron mobility for D30 is
three times smaller than it is for D29. Wafers D29 and D30 were fabricated using the
same process and at present we can't explain why one wafer is more severely pitted
than the other. Random fluctuations in laser power and/or scan speed during
rec_tallization might be responsible for the different pit densities. It is also possible
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thatdensityfluctuationsi thesputteredSiO2 layerscouldleadtopitformationduring
recrystallization.In thiscase,thelaserannealwouldcollapseany voidspresentinthe
k
sputteredoxidelayers,therebydensifyingthelayers.Thisdensificationw uldproduce
unevensputteredSiO2 interfacestowhichthemoltenSicouldconformto.
Wafer]D - D29 Wafer ID = D30
cm2
I_n" V:_ 22 ± 12 7.0 + 3.5
VT, Volts 2.1 + 0.5 4.2 ± 0.3
L= 1 for all devfces measured.
" Table 3-2: Field effect electron mobility and threshold voltage as a
functionofsurfac€pitdensity(wafersD29 and D30)
3.5. ANOMALOUS MOSFET CHARAC'I_RISTICS
We often found that our devices exhibited anomalous behavior. The previous
section describes one such case: Section 3.4 shows that pitting of the recrystallized
silicon film adversely affects the field effect mobility and threshold voltage of silicon
MOSFETs. Before more results are presented, we will describe what can go wrong with
MOSFETs and relate these departures from ideality to device characteristics This
divagation will prove to be quite useful in subsequent sections.
First, consider the situation in which the metal-semiconductor contacts (Fig. 3-
I(M)) are non-ohmic or rectifying. The contacts will be rectifying if a potential
barrier exists between the metal and the semiconductor. To simplify the problem at
hand, consider an isolated non-ohmic metal-semiconductor contact such as the one
shown in Fig. 3-6(A). For forward bias, the contact can be modeled as a battery Vr in
series with a forward resistance Rc where Vf is the cut in potential of the contact
(Fig. 3-6(B)). A similar model can be defined for reverse bias, but the battery Vt and
the resistance RR will be different. Figure 3-6(C) shows the I-V characteristic that will
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result for a single'non-ohmic metal-scmicondwtor contact The forward current results 
from barrier height lowering and the reverse current results from meling.  
Consider two contacts in series (Fig. 3-6(D)). This should be a resistor if the 
a 
contacts were ideal. With non-ohrnic cantacts. one is always forward biased and one is 
L always reverse biased. Hence, tbc overall I-V characteristic for the series combination 
of contscts will be symmetric; Figure 3-6(E), shows this. Now consider a MOSFET 
with V, > V, Qig 3-6(F)). This uu is analogous to that of the n-type resistor just 
L 
discussa% however* no drain current I, is observed until V, is, greater than V,. 
Consequently, the I, vs V, characteristic will appear as shown in Fig 3-7; note the 
region near the origin where I, 0. 
. . 
I' 
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zo v,s>vT .
-- Vos
VfR
Figure 3-7: Drain characteristics for a MOSFET with non-ohmic contacts.
Figure 3--8 shows our model for a MOSFET with non-zero gate leakage current:
currents into the terminals are defined to be positive. R is the resistance of the gate
oxide, and it may vary with voltage. Rs is a resistor which represents the resistance of
the source metal/semiconductor contact, the n. source region, and part of the field
induced inversion channel. Likewise, R v is a resistor which represents the resistance of
the drain metal/semiconductor contact, the n. drain region, and part of the field
induced inversion channel. In cutoff (V,;s < VT), Rs and Rv are infinite. In the linear
region (VGs > VT and Vov > VT) and thesaturation region (Vos> V, and Vt;t, _<VT).
Rs and Rv are small enough so that significant drain current results.
We can now explain why a non-zero gate leakage current affects the MOSFET Iv
vs. Vvs characteristic. Fig. 3-9 shows an actual Iv VS. VDS characteristic for a device
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Figure 3-8: Device model for a MOSFET with non-zero, non-catastrophic
gate leakage current.
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(_A)
3.082F
• / •
5
• -.3425 . VGS 9I I I I l i i l
.0000 5.000
VDS .500O/dlv (V)
s¢
Figure 3-9: Drain characteristics for a MOSFET adequately modeled by the
circuit shown in Fig. 3-8 (wafer L10A).
with a leaky gate oxide. For Vos < Vr, ID = 0 which is consistent with our model
since Vcs < VT implies Rs and P'v = oo. Next consider the case, Vvs = 0 and Vcs >
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VT. In thb case, I_ > 0, and Is and Iv ( 0. Iv becomes more negative with increasing
Vcs (Fig. 3-9). This is: also consistent with our model since more voltage is dropped
across Rox as Vos increases. Now consider what happens when Vm > 0 and Vos > VT.
tt
For this case. Iv is given by
ID = -'0 -Vm. R---_- 0
where
R2s
0 -- RD+R s Eqn. (3-6)
Rox.Rs
where
RD < 0 <Ra + Rs for 0 <Rox< co. Eqn.(3-7)
A non-infiniteRo,predictsIa < 0 for
VDs< --_ RD+ Rs -0 ] Vos Eqn.(3-8)
Rs
and ID > 0 for
1
Vm >--[ RD. Rs - 0 ] Vos. Eqn.(3-9)
Rs
Hence, the model thus far fits the data of Fig. 3-9. The point at which ID changes
from negative to positive (i,e. the cross-over point) lies between
J#
0 _ Vm < Vos for oo > Rox > 0. Eqn. (3-10)
Note that Vm (cross-over) increases with increasing Vos, again, our model fits the data
of Fig. 3-9.
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Rs
n+ source n+ chain
Figure3-10:.Devicemodelfora MOSFET withnon-zero,catastrophicgate
leakagecurrent.
If the gate leakage current is very large, on the order of a few _A or more, then
the model shown in Fig. 3-8 needs to be modified slightly. Figure 3-10 shows the
model with the required changes. In essence, the resistance of the gate oxide is so
small that an inversion layer cannot be formed. That is, the gate cannot retain enough
charge to act as a MOS capacitor. Figure 3-11 shows the type of characteristic which
results in sucha case. Again, this characteristic is for a fabricated MOSFET. The fact
that the Iv vs. Vvs curves (often lines, but not always) shift up and down with Vcs
does not imply that the device is exhibiting the classical-MOSFET field-effect behavior.
To see that this b the case, consider each of the three curves. First, take the case of
the Vos = -1 V curve. It is clear that Vn_ > 0 for Vvs > 0. Hence, Iv > 0 for Vvs
> 0; furthermore, Iv = V_/(RD+R:) increaseswith increasing Vvs. Next, consider the
Vos = 0 curve. The downward shift of this curve relative to the Vc_ = -1V curve
occurs since VDGis smaller at each Vvs for the Vcs = 0 case than it is for the Vos =
-1 case. Finally, consider the Vos = 1V curve. For VDs < Vos = 1V, it follows that
Vt_ < 0 and Iv < 0. Iv will tend toward zero since Vt_ becomes less negative with
increasing Vvs. When Vvs > Vos = 1V, it follows that Iv becomes positive and will
increase with increasing Vvs since V_ increases with increasing Vvs. Note, the -I D to
+ID eross-over point will occur at higher V_ as Vcs is increased.
4O
Io IG(l#k) (uA)
.0000 VDS .5000/div (V) 5.000
Figure 3-11: Drain characte_tics for a MOSFET adequately modeled by the
circuit shown in Fig. 3-10 (wafer L10A). Dashed curves are
plots of Io vs. Vvs.
3.6. CONTACT RESISTANCE
The effect of contact resistance on MOSFET characteristics was covered in the
previous section. In this section, we present results that indicate our metal-
semiconductor contacts are non-ohmic. Resistors of n- and p-type were fabricated on
$ubstrate types B and C (Fig. 3-1(D)). The process used to fabricate these resistors is
essentially the one outlined in Section 3.2; however, the p-type resistors are completely
covered by photoresist during the source/drain implant. After fabrication, the cut-in
potential Vm and resistance R (Fig. 3--6(E)) were measured. The resistors were then
sintered at 41.5°C in nitrogen for 30 rain. VfR and R were measured again following
the tinter.
41
3.6.1. Resistors on Thermal SiO2 Layers
Table 3-3 lists the before and after sinter values of Vre and R for n- and p--type
" resistors. This table clearly shows the sinter reduces Vre and R for both n- and p--
type resistors. The resistance of the n-type resistor is reduced by a fector 2.25 while
J
the resistance of the p-type resistor is reduced by a factor of 37. Cut-in potentials
are also reduced significantly: Vrt for n-type resistors is cut in half as a result of the
sinter; Vnt for p--type resistance is reduced by a factor of II after the s'inter. The I-V
characteristicS of n-type resistors were typically symmetric and had shapes similar to the
one in Fig. 3-12; however, the I-V characteristics of p-type resistors were sometimes
highly asymmetric. At present we cannot explain the origin of this asymmetry. But we
have found, a post-metallization sinter can introduce symmetry to the I-V
characteristics of some p-type resistors.
WaferID= D3
n-T_q}eResistor p-TypeResistor
R VfR R VfR
Before Stnter 46.8 ± 14.8 k.q 1.71 ± 0.20 150 ± 82 M_ 4.B9 ± 0.36
After 415°C 30 mtn. 20.€ ± 2.9 k_ 0.B5 ± 0.07 V 4.2 ± 2.3 I_ 0.44 ± 0.96
N2 Stnter
Table 3-3: Resistanceand cutin potential for n- and p-type resistorson
thermaloxide spacerlayers,before and after sinter (wafer 03).
Mobility values for the n- and p--type resistors may be calculated. The linearity
of our resistor characteristics over large voltage ranges (20 - 100 V is common)
indicates that the properties of laser recrystallized polysilicon can be taken to be
essentially those of single crystal silicon. Therefore, the conductivity of such a layer is
givenby
N/'"'rq Eqn. (3-11)
O" = rtp.,,eq - t
where N is the implanteddose of n- and p-type impurities,and t is the thicknessof
the doped layer which can be less than the thicknessof the recrystallizedSi film. The
resistor's value is given by
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Figure 3-12: l-V characteristic for an n-type resistor after a 30 rain.
nitrogen sintnr (wafer D3).
z
R : _ Eqn. (3-12)
eWt
where L is the length of the resistor, and W is its width. Using F._n. (3-11) in
_In. (3-12) gives
Z
= " Eqn. (3-13)
Pn,p N R qW
From Eqn. (3-13). Table 3-3. and Table 3-4. we calculate F, = 92 cm:/V-S and Fr = _"
232 cm=/V-S. The higher mobility for holes follows since Fp > P. for the doping
levels used in our devices (~2 x 10is for n-type resistors and ~2 x 10Is for p-type
resistors).
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For All Wafers
n-Type Resistor p-Type Resistor
/. - 600 I_m £ - 300 um
. W- 20_mI W- 20urn
N- 1 x 1014 cm"2 N = 1 x 1011 cm"2
t- 0.5 x 10-4 cm t = 0.5 x 10-4 cm
Table 3-4: Geometrical parameters for n- and p-type resistors.
3.6.2. Resistors on Sputtered SiO2 Layers
Table 3-5 lists the before and after sinter values of VrR and R for n-type
resistors. This table shows that the sinter reduces R and increases VrR. The resistance
is reduced by a factor of 1.45 and VrR is quadrupled. One would expect that the
sinter would, if anything, lower Vft, not raise iL At present we do not understand the
sinter induced increase in VfR. We speculate that the increase has something to do with
a gross contamination of the Si layer by the sputtered oxide spacer layer.
Equation (3-13) can be used to calculate the bulk mobility M, since R. _. N. q.
and W are known quantities; therefore, p. = 10.7 cm2/V-S. Of course, this calculation
is based on the approximation that the properties of laser recrystallized Si are
reasonably close to those of single crystal Si (same approximation as was made in
Section 3.6.1). The electron mobility for n-type silicon on sputtered SiO2 is 8.6 "times
smaller than it is for n-type silicon on thermally grown SiO2. We attribute the lower
p, for sputtered SiO 2 spacer layers to contamination inherent in these layers. The
contaminating ions may introduce trap levels within the silicon bandgap; thereby
reducing the electron mobility compared to the contamination free case. Moreover, the
• contaminating ions may act as scattering centers, further lowering p.
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WaferID - D29
n-Type Resistor
R VfR "
BeforeSlnter 254 ± 30 K_ 0.69± 0.07V
After415°C30 mln. 175 ± 21 K.Q 2.84± 0.58V
H2 Sinter
Table 3-5: Resistance and cutin potential for n-type resistors on
sputtered oxide, before and after sinter (wafer D29).
3.7. SPUTTERED VS. THERMAL SiO2 SPACER LAYERS
It has been shown that p, (bulk) is smaller for devices fabricated on sputtered
oxide than it is for devices fabricated on thermal oxide (Section 3.6). This section
compares the device parameters of MOSFETs fabricated on substrate types B and C
using the process shown in Fig. 3-1. The gate oxide for wafer 134 (thermal oxide
spacer layer) was grown at 900°C, and the gate oxide for wafer D29 (sputtered oxide
spacer layer) was grown at 850eC". both oxidations 'were conducted in a steam ambient.
All devices underwent a 30 rain. 415°C N: sinnterfollowing metalization. Additional
process details are given in Appendix B. It should be noted that both devices had
identical geometries: the length to width ratio L/W was one (L=25/,m). In addition.
II.k Was measured at Vcs < VT and VDs=5V; I."k was measured at Vos=3 V andD G
VDs=O V.
Devices fabricated on sputtered oxide spacer layers have surface mobilities which
are nearly 10 times smaller than those fabricated on thermally grown SiO2 spacer layers.
In addition, it was found that devices fabricated on sputtered oxide have larger gate
leakage currents than those fabricated on thermal oxides; the difference is typically 5
orders of magnitude. Such a gross difference indicates significant contamination of the
gate oxide. This contamination most likely results from diffusion of impurities from
the sputtered SiO= to the recrystallized silicon layer. This diffusion must take place
after the laser reerystallization since Section 3.4 has shown that sputtered SiO 2 caps do
not have an adverse effect on MOSFET performance. It was also found that devices
fabricated on sputtered oxide had lower gate oxide breakdown voltages compared to
devices fabricated on thermal oxide. The gate oxide breakdown field for MOSFETs on
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wafer D29 was ~ 0.5 - 0.6 x 10+ V/cm; for reference, a high quality gate oxide has a
breakdown field strength of 6 x 10+ V/cm or gtea_r. In conclusion, Table 3--6 lists
the electrical properties of MOSFETs with sputtered and thermal SiO2 spacer layers.
SputteredSiO2 ThermalSiO2
SpacerLayer SpacerLayer
WaferID = D29 WaferID - D4
cm2
un, _ 42 ± 11 306 ± 36
VT , Volts -0.25 e 0.64 -1.24 ± 0.19
£o9 I1 eak -6.13 ± 0.3B -5.92 ± 0.46
ID in amps
log I1Geak -5.57 ± 2.0 -10.97 _ 0.30
IG in amps
Table 3-6: The effects of thermal and M}uttered oxide spacer layers on
MOSFET device parameters (wafers D4 and D29). I__'k was
measuredat V < V and Vm=5V; _-.k
v OS_v "r Io was measured atVos=3 V and vs=O .
3.8. MOSFETS ON BUBBLE SUBSTRATES
The single most important accomplishment of this work is the fabrication of
working MOSFETs on magnetic bubble substrates (substrate type-D Fig. 3-1(D)).
Figure 3-13 shows the Iv vs. Vvs characteristic for one of our better devices. The
classic field effect characteristic is clearly evident: this MOSFET is fabricated on a LPE
bubble film (LPE film is supported by a GGG substrate) whose composition is
t
(yLooSmo._Tmo._2Cao._)(Oeo._oFe4.3oK)=. The process used to fabricate this MOSFET is
the same one discussed in Section 3.2; it should be also noted that the devices did not
undergo a sinter following the meta]ization. The .crossover of the Vos = 8 and 7 V
curves is indicative of a gate leakage current problem. Figure 3-9 shows a similar
characteristic; the eross-over phenomena is more readily apparent in this figure. The
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flat portion of the Iv vs. Vvs characteristic near the origin in Fig. 3-13 is indicative of
rectifying metal-semiconductor contacts. Figure 3-14 shows a plot of -Gll"kVS.VDs for
different gate to source voltages superimposed on the drain characteristics (note the Ic
scale is in nA while the ID scale is in _A). The decrease of It for increasing Vvs at
constant Vcs is expected since the voltage dropped across the oxidetoward the drain
becomes smaller as Vvs incr--. In any event, there is still a significant gate leakage
problem which must be explained. Table 3-7 bears this out: I_"k is ,,. 3 orders of
magnitude worse for MOSFETs built on bubble substrates coated with sputtered SiO:
than it is for MOSFETs built on silicon substrates coated with sputtered SiO2 when we
compare non-sintered devices. Again, such a large difference indicates contamination of
the gate oxide and the recrystallized silicon layer. We hypothesize that the
contamination results from diffusion of ions from the bubble film and sputtered oxide
spacer into the recrystallized Si film. Moreover, we suspect that the contaminating ions
are incorporated into the gate oxide during its growth.
Bubble Substrate S_licon Substrate
Sputtered$I02Spacer Sputtered5102Spacer
WafertO = LIOA WaferID = D33
, _2
,un _ 6,6 9±9
VT, Volts 2.4* 0.9 2,1 ± 1,2
tog I_eak -7.2 * 0.4 -8.3 _ 0.6
_ID in amps
itogIleak -5.3± O,S -8.0± 2
G
IG in amps
_e
NOTE: LIOAand D33were not slntered.
Table 3-7: MOSFET device panuneters as a function of _bstrate type
(wafers LIOA and D33). I__'k was measured at V_ ( Vx and
:-" wasmeasuredat VG3 V andV=OVvs---5V; I_
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Figure 3-13: Drain characteristics for a silicon on garnet MOSFET (wafer
L10A).
The VT values given in Table 3-7 are most likely artificially high since the devices
did not undergo a 30 minute N2 415°C sinter prior to being probed. This statement
was verified experimentally. Wafer D29 was broken into two samples:,the first sample
was sintered and the second sample was not (MOSFETs in both samples were of similar
quality prior to the s'inter). The sintered sample produced MOSFETswith V_r= 0.3:1:
0.4 V while the nonsintered sample produced MOSFETs with V,r = 1.9 :!: 0.1 V;
mobilities of unsintered devices were typically two times smaller than those of sintered
devices. The leakage currents, I_''= and TI='k increased by 2-3 orders of magnitudeD "G '
after the sinter. The sinter does not actually cause the increase ia T_"k but rather it
• "D,G'
lowers the metal (A1) semiconductorcontact resistanc_and thereforeallowsmore voltage
. to be dropped across the semiconductor and/or Sate oxide. It is this increased voltage
drop which is responsible for larger device currents.
48
ID IG (nA)
2.650 VGS = 8 171.8 .
VGS - 8 "!
t
t
7
.2651 t 17.18
Idiv t /div
\
t
t
l 6
I
_ 57 •
•.OOOO .0000
.0000 .5OO0/div ( V) 5.000VDS
Figure3-14: I_'kvs.V s asa functionof Vns (dasl_edcurves)superimposed
on the oPraincharacteristics(solidcurves)for the device
consideredinFig.3-13
3.9.DISCUSSION
In Section 3.4, it was shown that a severely pitted silicon film has a higher V.r
and lower _. compared to an unpitied silicon film. These changes in V.r and _,, are
related to the uniformity of the gate-induced electric field. A highly nonuniform
electric field will be characteristic of the pitted film; the field will be stronger at the
cusps and weaker in the valleys (Fig- 3-15(A)). Consequently, the induced electron
concentration will also be nonuniform over the pitted surface: the electron concentration
will be greater in the cusps than in valleys. This induced conduction electron ,I
concentration gradient is balanced by a potential barrier, fiB' which develops between
a,,
thecuspsand valleys.In fact.Eqn.(1-2)can be usedto describeit. TheseCB
barriersaffect#. in thesame way asadditionalg_'ainboundarieswould:thatis,F. is
reducedas a resultof their presence. Furthermore,the electroncon_ntrationin the
valleysislessthanitisfortheflatsiliconsurface(assumingthesame gatevoltagesin
bothcases).Compare(Fig.3-15(A)and (B))_ThiscausesVT to be higherforthe
pittedsurface,
49
The results presenU_l in this chapter show that working MOSP£Ts can be
fabricated on magnetic bubble substra_, however, these silicon-on-garnet MOSPETs
which have thus far been fabricated are far from being ideal. Gate leakage currents
are high and electron mobilities are low. In addition to these problems, there are two
less serious problems: the first is that MOSFETs fabricated on bubble substrates have
" high thresholdvoltages;the secondis thatthe metal--semiconductorontactsare
exhibitingsignificantcontactresistances.The highthresholdvoltagescanbe reducedby
optimizingthe laserecrystallizationconditions:carefulcontrolof thecappingand/or
spacerlayerthicknesshouldresultin higherqualityrecrystallizedsiliconlayers.
Thicknessvariationscan drasticallychangethe amount of energycoupledintothe
siliconfilmduringrecrystallization;ifthethicknesschangesby aslittleas1/4 ),(I14
),= 835 _k.forSiO2 at4880_).thelayerwillchangefrom absorbingtoreflecting.
Most of thefilmsrecrystaIIizednthiswork had capor spacerlayerswhichvariedin
thickness by as much as l(X)0-40(O _.. This type of thickness variation will greatly
affect the grain size of the recrystallized silicon film; in fact, it has been shown
experimentally (with a microscope) that silicon regions under some parts of the cap are
not recrystallized, while those under other parts of the capare. Source/drain contact
resistance problems can be reduced by doping these regions at higher levels;
101_o 102°cm"s will be used in future silicon--on--garnet device lots. In previous lots,
the source and drain regions were doped at ,_ 2 x 101Scm"s.
Sections 3-/ and 3-8 attribute the observed gate leakage current to gate oxide
contamination. At present, the identities of the contaminants are not definitely known.
Likely candidates include Fe, Ga, Sin, C-d, Tin, Y; in short, any bubble film ion other
than oxygen. It seems likely that static gate current flows through the gate oxide by
some type of tunneling phenomenon. Fowler-Nordheim tunneling can be ruled out
because the gate to source voltagesused in our work are at least an order of magnitude
too small to generate an appreciable Fowler-Nordheim current. Trap assisted tunneling.
however, is a distinct possibility since some of the contaminants may introduce trap
levels within the SiO2 bandgap. Consider the case in which there is only a singlet
discrete trap level ET within the SiO 2 bandgap;. Figure 3-16(A) shows the energy band
, diagram for the metal--oxide--semiconductor system when Vas = 0 V. Gate current
results when Vcs > 0. The current carriers, electrons in this case, tunnel from the
conduction band of the silicon into the unpopulated levels within the oxide bandgap.
They next tunnel from traps near the Si-SiO 2 interface to other traps within the oxide;
the bias Vos insures that the electrons will tunnel in the direction shown in Fig. 3-
5O
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Figure 3-15: '(A) Model of a "severelypitted silicon surface for Vos > V_.
.... .(B.)Model of a f/at silicon surface for V_s ) V_.
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Figure 3-16: (A) Energy band diagram for a MOS system with leaky gate
oxide for Vcs = 0 V where we have assm_ed the flat-band
voltage is zero. (B) Same diagramas in (A) but under bias.
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16(B). Eventually, the electrons reach traps near the SiO2-meta! inzerface; they next
tunnel from these traps to conduction band states in the metal. Still, another
possibility results if the contaminants form inclusions. In this case, conduction through
the contaminated SiO2 layer probably proceeds by direct tunneling from one inclusion
to the next if they are close enough. However, Pcole--Frenkel conduction (field assisted
thermal ionization) might also be operative under certain conditions, particular]y if the
potential wells of the inclusion regions interact with one another (due to their closeness)
and significantly lower the energy barriers [38]. At very high levels of contamination,
the inclusions may become connected, and in this case the conduction should be
controlled by percolation [39, 40].
Contaminated gate oxide layers also imply contaminated silicon layers since gate
oxides are not deposited but grown from these layers. In high enough concentrations.
the ionic contaminants may act as scattering centers; the netresult of such centers is
that the carrier mobility decreases. Heavy metals and rare earths may also introduce
trap states into the silicon bandgap; these states are consequently in a Position to affect
VT as shown in Eqn. (1-1). Threshold voltages for contaminated devices are in fact
greater than uncontaminatedones by about 1.0 volts. Grain sizes are comparable for
bothcontaminau_cland uncontaminatedrecrystallizedsiliconlayers.In thiscase,grain
sizedeterminationsweremade visuallyduringdevicefabrication.
Although the results in this chapter indicate substantial improvement is yet
desirable, the successful fabrication of a MOSFET on a bubble substrate is a previously
unreported accomplishment and demonstrates the feasibility of this silicon-on-garnet ._:
technology. Future work will investigate ways to prevent contamination of the gate
oxide and recrystallized silicon layers. We will try to place a diffusion barrier between
the silicon and spacer oxide layers; one material being considered for use is Si3N4. It
may also be necessary to reduce the process temperatures and/or times. In short, we
are confident that process optimization Will lead to much improved silicon-on-garnet
MOSFETs.
, |
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APPENDIX A
BUBBLE FILM MEASUREMENTS
4vM and L values reported in this work were calculated using bubble statics.$
Fowlis and Copeland give plots of h/_ vs. P/h and H/4_M vs. P/h from which0 0 S 0
4wM and L can be found if H. Po' and h are known [303. These latter 3 parameters
of the bubble film can be determined experimentally with little difficulty.
The domain period (twic_ the zero--field strip width) P is measured from a "IV@
monitor or a photographsuch as the one shown in Figure A-1. Magnetic domains,
such as the ones shown in Fig. A-l, are observed via the Faraday magneto-optic effect
• [41]. It is important to insure that the magnetic domains are in the lowest energy
state before Po is measured. This can be done by applying a 60 Hz magnetic field
perpendicular to the bubble film (an autotransformer and a Helmholtz coil work very
well) and gradually reducing its amplitude to zero. Once the domains are in the lowest
energy state, the width of'a bright or dark strip domain (see Fig. A-l) can be
measured; P is then twice this width.
O
Measuring the bubble collapse field (He) requires that bubbles be present in the
magnetic layer;, however, the presence of stripe domains such as those shown in Fig. A-
I in no way implies that bubbles will be present as the perpendicular bias field is
increased from zero. In fact, the bubble film could very well be composed of only
• two domains or domains that. are pinned to bubble film defects (such as the
circumference of the" wafer). One. ran generate bubbles by momentarily saturating the
" bubble film in the plane of the film (90° from the preferred orientation of the
magnetization vector). It often happens that a bubble lattice is generated as a result of
the in plane saturating field. In practice, a simple fast charging RC circuit can be
discharged into a solenoid to provide the needed in plane field.
54
Figure A-l:Magneti¢ domains observed via the Faraday magneto-optic
effecL After Bobeck.and Scovil.
Collapse field is the field at which bubbles collapse; however, one must take care
to insure that collapse field measurements are only made on isolated bubbles. An
isolated bubble is one that is separated from all other bubbles by at least 30-40 L (~I0
bubble diameters). Measurements made on non-isolated bubbles will produce
unreproducible results at best since interacting bubbles have .collapse fields which are
dependent on bubble spacing. In general interacting bubbles also have lower collapse
fields.
The thickness (h) of each bubble film is measured using an optical interference
technique. Monochromatic light is allowed to impinge"upon the bubble film at near
normal incidence; the wavelength is then swept monotonically throughout the visible
range at a constant rate. Reflected light is detected by a photomultiplier tube and its
output is recorded by a chart recorder. The resulting reflectance trace has a significant
amount of structure, as might be expected. Film thickness is extracted from the
reflectance curve using
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1
_- ANh =
nl n2 £qn. (A-I)
aT7
where )`ai, and air)'2 are the wavelengths of any two points on the reflectance curve ()`.i,
is the wavelength in air), n_ and n 2 are the indices of refraction of the bubble film at
_.t, and )`,i, respectively, and AN is the number of cycles between X_'" and x"_' AN1 2' -2
'_' and. )`,i, are chosen to coincidemay be a non-integral value. But in practice. )`j 2
with the extrema of the reflectance trace for practical reasons. In this case. ,xN =
1/2. 1. 1.5. 2.....
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APPENDIX B
SEMICONDUCTOR PROCESS DETAILS
Section 3.2 and Figure 3-1 outline the silicon-on-garnet device fabrication process.
In this Appendix we provide additional process details for the interested reader.
Section B.1 defines a number of procedures that were used frequently throughout device
fabrication; the procedures, are referred to as process step units and the reader should
refer to them when reading the detailed proce_ descriptions given in
Sections B.2 and 13.3.
B.1. PROCESS STEP UNITS
PHOTOLITHOGRAPHY
(1) Apply Shipley microposit primer (hexamethyldisilazane (HMI_)).
(2) Spin at 5000 rpm for 30 sec.
(3) Apply Shipley microposit 1350 J positive photoresist.
(4) Spin at 5000 rpm for 30 sec.
(5) 30 rain. soft bake at 90°C.
(6) Expose wafer with desired mask level 0.6-0.8 rain. at 12 mW intensity.
(7) Develop in Shipley microposit MF-312/CD-27 developer for 1 rain. with
mild agitation.
(8) Rinse in DI wafer for 2 rain. with vigorous agitation.
(9) Blow dry with nitrogen.
(10) 30 rain. hard bake at 120°C_
Q
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FULL CLEANUP
(1) Place wafers in boiling trichloroethane for 5 rain.
(2) Immerse wafers, in boiling acetone for 5 rain.
, (3)Insertwafersinboiling2-propano]for5 rain.
(4) Rinse in deionized (DI) water for 5 rain.
(5) Dip wafers into a solution made up of 3 parts H2SO4 and 1 part H202 for 5
min.
(6) Rinse in DI water for 5 rain.
(7) Place wafers in a solution made up of 1 pan HF and 10 parts DI water
until desired areas are hydrophobic.
(8) Rinse in DI water for 5 rain.
(9) Blow dry in nitrogen.
CLEANUP WITH HzSO4
(I) Place wafers in boiling trichloroethane for 5 min.
(2) Immerse wafers in boiling acetone for 5 rain.
(3) Insert wafers in boiling 2-propanol for 5 min.
(4) Rinse in DI water for 5 rain.
(5) Dip wafers into a solution made up of 3 parts H2SO* and 1 part H:O: for 5
min.
(6) Rinse in DI water for 5 rain.
(7) Blow dry in nitrogen.
CLEANUP WITH I-IF
• (1) Place wafers in boiling trichloroethane for 5 min.
(2) Immerse wafers in boiling acetone for 5 rain.
(3) Insert wafers in boiling 2--propanol for 5 rain.
(4) Rinse in DI water for 5 rain.
(5) Dip wafers into a solution made up of 1 part I-IF and 10 parts DI water
until desired areas are hydrophobic.
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(6) Rinse in DI water for 5 rain.
(7) Blow dry in nitrogen.
CLEANUP WITH ORGANIC SOLVENTS
(1) Place wafers in boiling trichloroethane for 5 min.
(2) Immerse wafers in boiling acetone for 5 rain.
(3) Insert wafers in boiling 2-propanol for 5 rain.
(4) Rinse in DI water for 5 rain.
(5) Blow dry in nitrogen.
PHOTORESIST STRIP
(1) Immerse wafers in boiling acetone for 5 rain.
(2) Insert wafers in boiling 2-propanol for 5 rnin.
(3) Rinse in DI water for 5 rain.
(4) Blow dry in nitrogen
IMPLANT PHOTORE_IST STRIP
(1) Immerse wafers in boiling acetone for 15 rain.
(2) Rinse wafers with 2-propanol
(3) Rinse wafers with DI water
(4) Dip wafers in a solution made up of 3 parts H2SO4 and 1 part H202 for 15rain.
(5) Rinse wafersinDI waterfor5 min.
(6)Blow drywithnitrogen
SPI.rrrEREDOXIDE DEPOSITION
(1) Pump down to -., 1 x 10_ to 5 x 10.7 Tort
@
(2) Stabilize Ar flow such that Ar pressure is 20 mTorr
(3) 10 rain. presputter of SiO2 target at 700 W.
(4) 60 rain. sputter deposition of SiO2 at 700W.
(.5) 20 rain. cool down
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(6) _ Ar flow and venL
• i
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B.2. DETAILED PROCESS DESCRIPTION FOR WAFERS D3, IM, DT, D10
This section lists the proce_ steps that were used to fabricate devices on substrate
types A and B (Fig. 3-1(D) and Section 3.2). The gas flow rate for all oxidations,
steam and dry, was 1 liter per rain. For the steam oxidations, we bubbled pure oxygen ,
through DI water at 95°C and then fed this "wet" oxygen to the furnace tube. One
final note, HMDS (an adhesion promoter for photoresist) was not available Whenwafers
D3. D4, DT, and DI0 were proces.u_. The wafers were baked at ~200°C for ~30rain.
prior to all photolithographic steps to promote the adhesion of photoresist. This
treatment did not always work; in such cases, we increased the temperature of the
dehydration bake (step 23 is an extreme ca_).
Step Description
Number
(1) Full cleanup (Fig. 3-1(A))
(2) Steam oxidation at 1100°C, 144 rain.,t = 9575 A(spacer layer Fig. 3-1(B))
(3) Polysilicon deposition at 625°C, 0.75 _m (Fig. 3-1(C))
(4) Full cleanup
(5) Dry oxidation at ll00°C, 27 rain., t = 835 _, (Antireflection cap for wafers
D7 and D10, Fig. 3-1(D)). °_
(6) Sputtered oxide deposition (3k antireflection cap for wafers D3 and D4,
Fig. 3-1(D))
(7) Laser re,crystallization, 4W, substrate temperature = 400°C, scan speed = 20
cm/sec.
(8) Remove antireflection caps in I-IF(Fig. 3-1(E)).
(9) Rinse in DI water and blow dry with nitrogen.
(I0) Steam oxidation at II00°C, 13 min., t = 3000 _(masking oxide, Fig. 3-1(F))
ox
(11) Photolithography first mask, (silicon island definition level, Fig. 3-I(F)).
(12) Etch of masking oxide (Fig. 3-I(G)) using buffer-HF from Transene
Company
(13) Rinse in deionized (DI) water
(14) Photoresist strip (Fig. 3-I(H))
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(15) Cleanup with organic solvents
(16) Polysilicon etch (I-IF:HNO3:H20,1:50:20) 2-4 rain. (Fig. 3-1(I))
(17) Rinse in DI water
, (18) Etch remaining masking oxide, buffer-HF etch for 3 rain.
(19) Rinse in DI water and blow dry with nitrogen
(20) Dry oxidation at 1100°C, 24min., tox = 0.1Fro (Implant oxide Fig. 3-I(J))
(21) Blanket boron implant, 100 KeV, dose = I x 1011cm_
(22) Cleanup with H2SO_
(23) Dehydration bake at ll00°C in nitrogen for 20 rain.
(24) Photolithography, second mask, (source/drain implant level Fig. 3-1(K))
(25) Source/drain phosphorus implant, 90 KeY, dose = 1 x 10'4em"2
(26) Implant photoresist strip
(27) Cleanup with H2SO4
(28) Remove implant oxide using buffer-t-IF, 2 rain.
(29) Rinse in DI water and blow dry with nitrogen
(30) Dry gate oxidation at ll00°C for 35 rain., t = 1000 _ (wafers D3 and D7
only) °_
(31) Steam gate oxidation at 900°C for 20 rain., t = 1000 _(wafers D4 and D10
only) ox
(32) Photolithography, third mask, (contact window level)
(33) Open contact windows using buffer-I-IF, etch time=3 rain.
(34) Rinse in DI water
(35) Photoresist strip
(36) Cleanup with HF.
(37) Aluminum deposition via evaporation (Fig. 3-1(L), 1 -> 2 pm of very pure
aluminum)
(38) Photolithography, fourth and final mask (aluminum interconnect level)
62
(39) Aluminum etch at 50°C using aluminum etchant - type A from Transene
Company
(40) Rinse in DI water
(41) Photoresist strip (Fig. 3-1(M))
(42) Cleanup with organic solvents
(43) Optional 415°C 30 rain. N2 sinter
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IL3. DETAILED PROCESS DESCRIPTION FOR WAFERS D29, D30, D31, D33,
LIOA, 192
" This section lists the process steps that were used to fabricate devices on substrate
types C and D (Fig. 3-1(D) and Section 3.2). Wafers prefixed with a "D" are silicon
D
subs_'ates that were processed in parallel with the bubble substrates: LIOA and 192.
The gas flow rate for all oxidations, steam and dry, was I liter per rain. For the steam
oxidations, we bubbled pure oxygen through DI water at 95°C and then fed this "wet"
oxygen to the furnace tube. The lower thermal conductivity of bubble substrates with
respect to silicon substrates mandated the use of longer wafer insertion/extraction times
for all high temperature steps.
Step Description
Number
(1) Full cleanup (Fig. 3-1(A))
(2) Sputtered oxide deposition (spacer layer oxide ~ 1 /Jm. Fig. 3-1(B))
(3) Cleanup with H_SO,
(4) Polysilicon deposition at 625°C, 0.75 /Jm (Fig. 3-1(C))
(5) Sputtered oxide deposition (3), ant/reflection cap, Fig. 3-1(D))
(6) Laser recrystallization: bubble substrates at 0.TW, silicon substrates at 3.3W.
Substrate temperature=400°C,scan speed=5 cm/sec.
(7) Cleanup with H2SO4
(8) Remove antireflection caps in H1= (Fig. 3-1(E))
(9) Rinse in DI water
(10) Full cleanup
(11) Steam oxidation at 850°C for 120 rain., t = 1625 _ (masking oxide. Fig. 3-
I(F)) ox
. (12) Photolithography, first mask. (silicon island definition level, Fig. 3-1(F))
(13) Etch of masking oxide (Fig. 3-1(G)) using buffer-I-IF from Transene
Company
(14) Rinse in deionized (DI) water
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(15) Photoresist strip (Fig. 3-1(H))
(16) Cleanup with organic solvents
(17) Polysilicon etch (I-IF:HNO3:H20,1:50:20)2--4 rain. (Fig. 3-1(I))
(18)Rinsein DI water
(19)Etch remaining maskingoxide using TIMETCHfrom Transene Company.
Timeof etch=60-80min.at 20°C
(20)Rinse in DI waterand blowdry withnitrogen
(21)Steamoxidationat 850°Cfor 6"/min., to_= 1000_.(implantoxideFig. 3-1(J))
(22)Blanketboron implant.100KeV,dose = 1 x 1011cm"2
(23)CleanupwithH2SO"
(24)Photolithography,secondmask,(source/drainimplantlevel Fig. 3-1(K))
(25)Source/drainphosphorusimplant.90 KeV,dose = 1 x 1014¢m":
(26)Implantphotoresiststrip
(27)Cleanupwith H2SO4
(28)RemoveimplantoxideusingTIMETCH,40 rain.
(29)Rinse in DI waterand blowdry withnitrogen
(30)Steamgateoxidationat 850°Cfor 67 rain., t - 1000
ox
(31)Photolithography,third mask.(contactwindowlevel)
(32)Open contactwindowsusingbuffer-HF, etch time = 5 rain.
(33)Rinsein D1 water
(34)Photoresiststrip
(35)Cleanupwith HF t
(36) Aluminum deposition via evaporation (Fig. 3-1(L), 1 -_ 2pro of pure
aluminum)
(37) Photolithography, forth and final mask (aluminum interconnect level)
138) Aluminum etch at 50°C using aluminum etchant-typ¢ A from Transene
Company
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(39)RinseinDI water
(40)Photoresiststrip(Fig.3-1(M))
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16 Abstract
The feasibility of combining silicon and magnetic bubble technologies is
demonstrated in this investigation. Results of the bubble film annealing portion
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bubble films. Functional MOSFETshave been fabricated on bubble films coated with
thick (~I _m) SiO2 layers• The two main problems with these silicon-on-garnet
MOSFETsare low electron mobilities and large gate leakage currents. The electron
mobility for unsintered devices is 6_+6cm2/V-Swith the gate leakage current being
_O•171JAat Vn_ = 0 V and VG. = 8 V. These results indicatethat the laser
recrystalliz_dsiliconand bate oxide (Si02)layers are contaminated;the data
suggeststhat, part of the contaminatingions originatein the sputteredoxide
spacer layer (this Si02 layer separatesthe siliconfilm fr.omthe bubble film),
and part originate in the bubble film itself. A diffusionbarrier, such as
siliconnitride, placed between the bubble film and the Siliconlayer should
eliminatethe contaminationinducedproblem. Of course,reducingprocess
temperaturesand times will also lower the levelsof processinducedcontamination.
In short, it appears that processoptimizationwill lead to much improvedsilicon-
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